On-Line Testability in a Transformation-Based and Cost Function-Driven High-Level Synthesis Environment
نویسندگان
چکیده
On-line testability is essential in designs with high reliability requirements. High-level synthesis reduces time-to-market and enables efficient design space exploration. In our work, we implement on-line testable designs in a high-level synthesis environment. We refer to our new technique (inversion testing) and exploit its features, in an attempt to reduce hardware penalties. Further, we enhance the design space by providing a metric for on-line testability.
منابع مشابه
Transformation Based Insertion of On-Line Testing Resources in a High-Level Synthesis Environment
On-line testability is essential in designs with high reliability requirements. High-level synthesis reduces time-to-market and enables efficient design space exploration. In our work, we implement on-line testable designs in a high-level synthesis context. We refer to our new technique (inversion testing) and exploit its features, in an attempt to reduce hardware penalties.
متن کاملTestability-driven High-level Synthesis
This paper describes a new approach to integrate testability consideration into high-level synthesis. The approach is based on an iterative technique for high-level synthesis which utilizes a sequence of design-improvement transformations to generate a register-transfer level design from a VHDL behavioral specification. A testability analysis algorithm is used to analyze the intermediate result...
متن کاملAlleviating DFT Cost Using Testability Driven HLS
This paper presents a method to carry out the register allocation phase of High Level Synthesis with testability considerations. Testability problems are identified and eliminated during this step turning testability/area tradeoff to account. It allows to decrease the cost related to the application of low-level DFT techniques.
متن کاملHigh-Level Test Synthesis Using Design Transformations
A transformation-based approach to high-level test synthesis is presented. It utilizes a sequence of design-improvement transformations to generate a register-transfer level design from a VHDL behavioral specification. Selection of transformations is based on a performance-driven optimization strategy as well as a testability analysis algorithm which determines the testability-improvement techn...
متن کاملA Design for Testability Scheme with Applications
The recent progress of high level synthesis has illuminated an effective aid for system designers. To keep pace with the development of such an environment, there is a need to consider design for testability (DFT) during the synthesis process. This paper proposes a DFT scheme that can be coordinated with data path synthesis by an interactive trade-off process. The basis of this work is a system...
متن کامل